



03c0

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

0

In re Application of:

DALE E. GULICK

Serial No.: 10/044,707

Filed: January 11, 2002

For: PROCESSING TASKS WITH FAILURE

RECOVERY

Group Art Unit:

Examiner: Unknown

Attorney Docket: 2000.052200/RSB

TT4036

PRELIMINARY AMENDMENT

CERTIFICATE OF MAILING

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as "FIRST CLASS MAIL" addressed to: Assistant Commissioner for Patents, Washington, DC 20231, on April 8, 2002.

Sharon Har

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to examination on the merits, please amend the above-referenced patent application as follows:

In the Drawings

Pursuant to the Notice of Omitted Item(s) in a Nonprovisional Application dated March 15, 2002, please amend the drawings as indicated in red. Please note the deletion of Fig. 2 and the renumbering of said figures to make them consistent with the specification as indicated below.

In the Specification:

Pursuant to the Notice of Omitted Item(s) in a Nonprovisional Application dated March 15, 2002, please amend the specification as follows:

Page 4, lines 11-19:

Fig. 2 illustrates a prior art remote management configuration for the computer system 100. A motherboard 101 provides structural and base electrical support for the south bridge 112, the PCI bus 110, the PCI connector 111, the SMBus 115, and sensors 103A and 103B. The NIC 109, a removable add-in card, couples to the motherboard 101, the PCI bus 110, and the SMBus 115 through the PCI connector 111. The NIC 109 includes an Ethernet controller 105 and an ASF microcontroller 107. The Ethernet controller 105 communicates with a remote management server 90, passing management data and commands between the ASF microcontroller 107 and the remote management server 90. The remote management server 90 is external to the computer system 100.

Please amend the entire "BRIEF DESCRIPTION OF THE DRAWINGS" section beginning on page 8, line 17 through page 10, line 17, as follows:

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify similar elements, and in which:

Fig. 1A illustrates a block diagram of a prior art computer system and Fig. 1B illustrates a block diagram of a prior art south bridge.

Fig. 2 illustrates a block diagram of a prior art remote management arrangement;

Figs. 3A and 3B illustrate block diagrams of embodiments of computer systems having remote management arrangements, according to various aspects of the present invention;

Fig. 4 illustrates a block diagram of an embodiment of an ASF south bridge including integrated ASF, ACPI, and/or Ethernet capabilities, according to various aspects of the present invention;

Fig. 5 illustrates a block diagram of an embodiments of the ASF south bridge including ASF registers in the RTC battery well of the ASF south bridge, according to various aspects of the present invention;

Fig. 6 illustrates a flowchart an embodiment of a method for booting a computer system including the ASF south bridge of Fig. 4, according to one aspect of the present invention;

Figs. 7A and 7B illustrate flowcharts of embodiments of method for operating a computer system including the ASF south bridge of Fig. 4, according to various aspects of the present invention;

Fig. 7C illustrates a block diagram of a polling engine that may be employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention;

Fig. 7D illustrates an exemplary address table that may be employed by the pollin engine of Fig. 7C, according to various aspects of the present invention;

Figure 8 illustrates a block diagram of a south bridge that may employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention;

Figure 9 illustrates a flow diagram of a master control loop that may be employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention

Figure 10 depicts a flow diagram of an interrupt service routine that may be employed with the master control loop of Figure 9, according to various aspects of the present invention

Figure 11 illustrates a flow diagram of an alternative embodiment of the mater control loop of Figure 9, according to various aspects of the present invention; and

Figure 12 depicts a flow diagram of an interrupt service routine that may be employed with the master control loop of Figure 11, according to various aspects of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein

described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

No fee is believed due as a result of the response contained herein. However, should any fees under 37 C.F.R. §§ 1.16 to 1.21 be required for any reason, the Assistant Commissioner is authorized to deduct said fees from Williams, Morgan Amerson Deposit Account No. 50-0786 /2000.052200.

Date: 4/6/22

Respectfully submitted,

Ruben S. Bains, Reg. No. 46,532

WILLIAMS, MORGAN & AMERSON, P.C.

7676 Hillmont, Suite 250

Houston, Texas 77040

(713) 934-7000

(713) 934-7011 (facsimile)

ATTORNEY FOR APPLICANT

APPENDIX

Fig. [1C] 2 illustrates a prior art remote management configuration for the computer system 100. A motherboard 101 provides structural and base electrical support for the south bridge 112, the PCI bus 110, the PCI connector 111, the SMBus 115, and sensors 103A and 103B. The NIC 109, a removable add-in card, couples to the motherboard 101, the PCI bus 110, and the SMBus 115 through the PCI connector 111. The NIC 109 includes an Ethernet controller 105 and an ASF microcontroller 107. The Ethernet controller 105 communicates with a remote management server 90, passing management data and commands between the ASF microcontroller 107 and the remote management server 90. The remote management server 90 is external to the computer system 100.

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify similar elements, and in which:

Fig. 1A illustrates a block diagram of a prior art computer system[,] and Fig. 1B illustrates a block diagram of a prior art south bridge[, and Fig. 1C illustrates a prior art remote management arrangement];

Fig. 2 illustrates a block diagram of a prior art remote management arrangement;

Figs. [2A and 2B] <u>3A and 3B</u> illustrate block diagrams of embodiments of computer systems having remote management arrangements, according to various aspects of the present invention;

Fig. [3] 4 illustrates a block diagram of an embodiment of an ASF south bridge including integrated ASF, ACPI, and/or Ethernet capabilities, according to various aspects of the present invention;

Fig. [4] 5 illustrates a block diagram of an embodiments of the ASF south bridge including ASF registers in the RTC battery well of the ASF south bridge, according to various aspects of the present invention;

Fig. 6 illustrates a flowchart an embodiment of a method for booting a computer system including the ASF south bridge of Fig. 4, according to one aspect of the present invention;

Figs. 7A and 7B illustrate flowcharts of embodiments of method for operating a computer system including the ASF south bridge of Fig. 4, according to various aspects of the present invention;

Fig. 7C illustrates a block diagram of a polling engine that may be employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention;

Fig. 7D illustrates an exemplary address table that may be employed by the pollin engine of Fig. 7C, according to various aspects of the present invention;

Figure 8 illustrates a block diagram of a south bridge that may employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention;

Figure 9 illustrates a flow diagram of a master control loop that may be employed in the computer system of Figs. 3A and 3B, according to various aspects of the present invention

Figure 10 depicts a flow diagram of an interrupt service routine that may be employed with the master control loop of Figure 9, according to various aspects of the present invention


Figure 11 illustrates a flow diagram of an alternative embodiment of the mater control loop of Figure 9, according to various aspects of the present invention; and

Figure 12 depicts a flow diagram of an interrupt service routine that may be employed with the master control loop of Figure 11, according to various aspects of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the

contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

3/17



4/17

POWER SUPPLY INITIALIZATION POWER SUPPLY GENERATES A POWER GOOD SIGNAL TO THE NORTH BRIDGE 136

UPON RECEIVING THE POWER GOOD SIGNAL, THE SOUTH ERIDGE STOPS ASSERTING THE RESET SIGNAL FOR THE PROCESSOR 138

THE PROCESSOR READS THE DEFAULT JUMP LOCATION, USUALLY AT FFFF0h 140

THE PROCESSOR JUMPS TO THE BIOS CODE LOCATION IN THE ROM BIOS, COPIES THE BIOS CODE TO RAM, AND BEGINS PROCESSING BIOS CODE INSTRUCTIONS FROM RAM 142

BIOS CODE PERFORMS POWER ON SELF TEST (POST) 144

BIOS CODE LOOKS FOR ADDITIONAL BIOS CODE, SUCH AS VIDEO @ C000h AND ATA/IDE HARD DRIVE BIOS CODE @ C800h, AND DISPLAYS A START-UP INFORMATION SCREEN 146

BIOS CODE PERFORMS ADDITIONAL SYSTEM TESTS, SUCH AS THE RAM COUNT-UP TEST, AND SYSTEM INVENTORY, SUCH AS IDENTIFYING COM AND LPT PORTS AND INITIALIZING THE ASF NC 148

BIOS CODE IDENTIFIES PLUG-N-PLAY AND OTHER SIMILAR DEVICES AND DISPLAYS A SUMMARY SCREEN 150

BIOS CODE IDENTIFIES THE BOOT LOCATION 152

BIOS CODE CALLS THE BOOT SECTOR CODE TO BOOT THE COMPUTER SYSTEM 154

Fig. 2 Delete (Prior Art)